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Abstract
Among significant components of testing cost are test-
length, reject ratio, and lost-yield. In this paper a new ap-
proach is proposed to estimate the reject ratio. The empiri-
cal model is based on test-data properties that are believed
to be invariant for a wide range of manufacturing technolo-
gies and types of tests. The analysis is carried out entirely
in terms of the device test data, as might be available from
wafer probe. Experimental results demonstrate robustness
of the model.
1. Introduction
Testing accounts for substantial costs in the manufacture
of semiconductor devices (“chips”). According to industrial
sources, the already substantial testing costs are expected to
rise further in the next decade [6]. Test related costs are
incurred at several points during the entire design and man-
ufacturing cycle. A recent cost model [11] identifies four
major cost components of testing related to test preparation,
test execution, test-related silicon costs, and imperfect test
quality. The last component is the focus of this paper. We
propose an analytical approach for accurately estimating the
`reject ratio' [1] (also called, `escape rate' or `defect level'
in the literature). The results may also help ascertain yield
loss due to non-functional testing methods, such as IDDQ
and scan.
Test plans for currently manufactured devices involve
some combination of tests for functional, scan, IDDQ, de-
lay, and possibly, bridging faults. As no single type of test
is believed to catch all defective parts, cost-benefit analysis
is made for including different types of tests and deciding
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their order of application. Given that test preparation and
application costs generally rise with test length, the ques-
tion arises: when is the point of diminishing return reached
for a particular type of test? It has been shown that the
stuck-at fault coverage of a test is a very unreliable mea-
sure to answer this question [4]. In this paper we provide an
alternative way of answering the question.
1.1. Past Work
Recognizing that the reject ratio, while easy to define,
is hard to estimate through direct measurement, researchers
have proposed several alternative approaches for this pur-
pose during the past twenty years. Common to all the
methods is statistical modeling of the circuit testability, the
chip testing process, or both. However, the earlier models
[1, 3, 7, 10, 12] fail to account adequately for the frequent
jumps (discontinuities) in the chip tester data.
In earlier work [2], we posited such jumps to be an essen-
tial characteristic of the tester data and accounted for them
in a statistical model by introduction of fault latency as a
new parameter. The model provided an expression for the
yield of chips after application of n test vectors in terms of
fault latencies and detectabilities as parameters. These pa-
rameters are estimated directly from the tester data, as is the
process yield, thus allowing an estimate of the field reject
ratio.
An attractive feature of the above approach is its inde-
pendence of any specific fault model and fault coverage.
These are implicitly accounted for by the latency and de-
tectability parameters. Because these parameters are esti-
mated from the tester data, the model can self-adjust for
any inadequacies of the test.
Our recent investigations indicate that the reject ratio es-
timates by the latency based approach may be unduly op-
timistic and not quite robust. One source of error can be
traced to the way the process yield is estimated from the
tester data; even a slight error in the estimate can have a sig-
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nificant effect on the calculated reject ratio. Another source
of error comes from the assumption that the range of fault
latencies is unbounded but all accounted for by the end of
the testing process.
Our proposed approach differs from the previous ones in
that no explicit failure mechanism is assumed in our model.
In the prior studies, the modeling parameters came from
such assumptions, e.g., fault coverage and yield [10, 12];
fault coverage, yield, and the average number of faults on
a defective chips [1]; Stapper's two yield parameters and
the average number of faults per defect [7]; and yield, fault
latencies, and fault-detection probabilities [2]. We believe
the failure mechanisms to be too numerous and complex to
be captured accurately by these means. Instead, we derive
our model parameters from commonly observed character-
istics of faults, testing process, and test data that appear to
be invariant across a range of manufacturing processes.
An advantage of the proposed approach is that a yield es-
timate is not required, thus, it can be applied also during the
yield-learning phase of manufacturing. All previous meth-
ods require a yield estimate and their results are very sensi-
tive to this value. On the other hand, because the approach
requires tester data for analysis, an obvious disadvantage is
that the proposed analysis can only be carried out after a
batch of devices have been fabricated and tested.
2. An Empirical Model for Testing
Our method is based on two statistical quantities, namely
event-probability and event-size distribution probability.
We believe that these probabilities are well-behaved func-
tions of test vectors in every test result and can be modeled
by simple functions. These functions are used to model the
cumulative fallout (number of detected faulty devices). The
estimate for the reject ratio is determined by computing the
asymptotic value of the cumulative fallout.
In the rest of this section we first state and justify the
general assumptions used in our model regarding the faults,
the testing process, and the test data. As illustration, we use
wafer test data for a high-volume digital CMOS device ob-
tained from Delco Electronics; the wafer test for the device
covered 99.7% of the stuck-at faults [3]. Future work will
include validation of the model in terms of other test data
sets available to us.
2.1. Fault Characteristics
We distinguish between faults or functional deviance
from physical defects (or simply, defects). The latter oc-
cur during device fabrication and may cause faults. Unfor-
tunately, it is hard to characterize precisely which defects
are likely to occur and with what frequency. Further, the
commonly used fault models capture only a small subset of
all faults and the relationship between defects and modeled
faults is not always easy to establish. In view of these uncer-
tainties, we state and justify two rather general assumptions
about defects and faults that are useful in analyzing device
test data.
Assumption 1 Device defects cause varying degree of
damage from the testing viewpoint, i.e., some defects are
detectable by a very large number of test vectors while oth-
ers are detectable by only a few vectors.
The assumption can be justified in terms of defect size
which varies over a wide range, causing varying degree of
damage in the logical domain, see [8]. Also, the vulnerabil-
ity of the chip function varies with the location of the dam-
age. Further justification for the assumption may be found
in the great variance observed, typically, in the detectability
of stuck-at faults in a circuit.
Assumption 2 Defects that affect many devices occur
less frequently than those that affect fewer devices.
This assumption is true as a consequence of the yield
learning that takes place with maturation of a fabrication
process. In order to improve the yield it is most beneficial to
eliminate defects in order of frequency of occurrence. Thus
effort would be directed towards identifying and removing
the causes of frequently-occurring defects.
2.2. Testing-Process Characteristics
Test vectors may be functional, generated randomly, or
generated by targeting faults based on a fault model. In this
section we argue that even when a fault model is used, the
test generator has only a partial information and the charac-
teristics of the test results do not differ, especially towards
the end, no matter how the test vectors are generated.
As already discussed, fault models have a rather uncer-
tain relation with the actual defects that are themselves hard
to characterize precisely. The most significant information
which is not available to a test generator is the number of
chips affected by a given fault (the fault occurrence proba-
bility). Another unknown is which set of faults are caused
by the same defect. Ideally a test generator needs to gen-
erate test for only one of them. Aside from this, most fault
models tend to ignore complex faults. It is often difficult
to generate tests without assumptions such as single-fault,
no-bridging-fault, etc.
While targeting one fault, several additional faults are
also detected. It is justified to assume that the chances of
detection of these additional faults should be about the same
even if the test vectors were generated randomly. As the test
progresses, the set of undetected faults begins to be domi-
nated more and more by the unmodeled faults. Since un-
modeled or uncovered faults can only be detected by hap-
penstance, in the later part of a test the fallout should be
materially independent of how the test was generated.
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Figure 1. Fallout vs. vector number
The defect level (reject ratio) of the final yield depends
only on these uncovered or unmodeled faults so it should
be possible to estimate it by extrapolating a function that
models the later results with high fidelity.
2.3. Test-Data Characteristics
Figure 1 shows typical per-vector device fallout due to a
test. Figure 2 shows the cumulative fallout. It is clear from
the figures that there is a large variance in the fallout size.
In this case a natural question arises, namely, can there exist
a smooth (differentiable) curve which could be considered
a good approximation to the cumulative fallout.
In the initial part of the test the variance in the fallout is
so large that no smooth curve can possibly be considered
a good fit. But in the later part the fallout size varies in a
narrow range so a good fit could be found. This assertion
was verified for our test data set using standard measures of
goodness-of-fit [9].
Since the reject ratio depends on the number of chips that
would have been found faulty had the test been continued,
it could be estimated with a significant certainty by fitting
a smooth curve on the the cumulative fallout curve and ex-
trapolating it.
2.4. Structure of the Model
As discussed above, we shall view testing as a random
process. f(t) will denote the random variable representing
the number of chips found faulty on the application of test
vector V
t
for 1  t  T . N will denote total number of
chips.
Modeling the testing process involves development of a
parametric expression, f
M
(t), approximating the expecta-
tion value of f(t).
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Figure 2. Cumulative fallout
Reject Ratio Computation
In order to estimate the reject ratio, first, the parameter
values should be determined so that f
M
(t) fits well to
the actual instance of f(t). Then N  
P
t
t
0
=1
f
M
(t
0
) and
P
1
t
0
=t+1
f
M
(t
0
) respectively approximate the total number
of chips and the number of bad chips that survived the first
t test vectors. Thus the reject ratio after t is approximated
by
r(f
M
; t) =
P
1
t
0
=t+1
f
M
(t
0
)
N  
P
t
t
0
=1
f
M
(t
0
)
(1)
The expression can be rewritten as
r(f
M
; t) = r
T
(f
M
; t) +
P
1
t
0
=T+1
f
M
(t
0
)
N  
P
t
t
0
=1
f
M
(t
0
)
where r
T
denotes the contribution to the reject ratio by the
faulty chips detected by the remaining test vectors, i.e., v
t
0
for t < t0  T .
r
T
(f
M
; t) is useful in checking the robustness of the
model by comparing it with r
T
(f; t), which can be com-
puted from the actual data. Table 1 shows the values of
r
T
(f; t) and r
T
(f
M
; t) for various values of t in our exper-
iment with Delco data.
Expectation Value of f(t)
Definition We consider failure of one or more chips at vec-
tor V
t
(i.e., f(t) > 0)) as an event at t. Let a binary random
variable (t) characterize the event at t. Its value 1 shall
denote that event has occurred at t with size f(t).
The expectation value of f(t) is given by
f(t)
=
P
m(t)
=0
:Prob(f(t) = )
=
P
m(t)
=1
:Prob(f(t) =  j (t) = 1):P rob((t) = 1)
(2)
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Figure 3. Cumulative events vs vector number
where Prob(f(t) = j(t) = 1), event-size distribution
probability, denotes the probability of V
t
detecting  faulty
chips given that event occurs at time t and Prob((t) = 1),
event probability, denotes the probability of an event at time
t. It is assumed that event size is bounded above by m(t).
Event Probability
Assumption 1 suggests that the defects with higher visibil-
ity (number of test vectors that can detect it) are likely to be
detected earlier in the test. Therefore it is expected that the
event probability should decrease as the test proceeds. Fig-
ure 3 shows the cumulative number of events,
P
t
t
0
=1
(t
0
).
Here we develop a model based on a simpler assumption:
the probability of an event is proportional to the number of
undetected faults.
Let F (t) denote the number of faults remaining unde-
tected after t test vectors. If we assume that the rate of de-
tection of new faults is proportional to the number of unde-
tected faults, then F (t) can be approximated by F (0)e c:t.
Assume that every input vector detects a set of S faults,
where S is a random variable with a narrow range. Of the
total possible subsets of S faults,

F (0)
S

, the number of
subsets that only contain the faults that are already detected
by the first t   1 vectors is

F (0)  F (t  1)
S

. Therefore,
on the basis of our assumption that test vectors are gener-
ated randomly, the probability of no event (i.e., V
t
does not
detect any new fault) is

F (0)  F (t  1)
S

=

F (0)
S

. As-
suming that S is small, it approximates to (1   e c:t)S .
Denoting the average value of S by d, probability of event
is given by
Prob((t) = 1) = 1  (1  e
 c:t
)
d (3)
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Figure 4. Cumulative events with model
Figure 4 shows the best fit of the event curve by Equa-
tion 3. The fit is especially good in the second half of the
test.
Event Size Distribution
From Assumption 2 it can be deduced that the faults that af-
fect large number of chips, occur less frequently. On this
basis we conclude that event-size distribution probability
should have negative correlation with .
In this study, a simple model for the event size distribu-
tion is used, namely, Prob(f(t) = j(t) = 1) / 1=k
for 1    m(t), where m(t) denotes the size of largest
possible fallout by V
t
.
Figure 5 shows the event size distributions in various
windows of 1000 test vectors and their approximation by
the model curves l=k. The optimum values of k in each
case is found to vary slightly so we replace k by
k(t) = a+ b:t (4)
Normalizing the function, we get the expression for
event-size probability
Prob(f(t) = =(t) = 1)
= (1=
k(t)
):(1=
P
m(t)
1
(1=
k(t)
)); 1    m(t)
(5)
As observed earlier in this section, the variance of the
fallout, m(t), decreases quickly as the test progresses. In
this work we have modeled m(t) in the same way as the
event probability so
m(t) = m
0
:(1  (1  e
 gt
)
h
) (6)
Combining the Parts
Substituting Equations 3 and 5 into Equation 2 and ap-
proximating discrete sum by integral of the corresponding
continuous curve, average fallout at time t is
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Figure 5. Event size distribution in windows of 1000 vectors, 1-1000, 1001-2000, 2001-3000 (top row),
3001-4000, 4001-5000, and 5001-6000 (bottom row)
f
M
(t) =
(1  (1  e
 c:t
)
d
):(k(t)  1):(m(t)
2 k(t)
  1)
(2  k(t)):(1 m(t)
1 k(t)
)
(7)
where k(t) are m(t) are given by Equations 4 and 6
respectively.
3. Model Verification and Results
In this section we test the robustness of the model, Equa-
tion 7, by comparing the actual and the predicted reject
ratios.
Using the values of c and d computed independently by
fitting the cumulative event model to its data, a set of values
of the parameters a; b;m
0
; g; h was determined by fitting
the curve
P
t
f
M
(t) on the cumulative fallout curve of Fig-
ure 2 ignoring the test data for the first 2000 vectors. The
data of the first 2000 vectors was not considered because of
the enormous variance in this region which has undesirable
effect on the accuracy of the fit in the remaining curve.
Figure 6 shows the actual and model cumulative-fallout
curve. Since the model curve represents the expected value
of the fallout, it can be considered a very good fit to the
actual data which are an instance of the fallout.
To determine the goodness of the fit, partial reject ra-
tios, r
T
, were computed from the actual data and the model.
These ratios, as parts per million, are given in Table 1. The
reject ratios computed based on the model show close cor-
respondence with those computed from the data. This indi-
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Figure 6. Cumulative fallout with model
cates that the model should accurately determine the order
of the actual reject ratio, i.e., r
model
= (r
actual
).
3.1. Prediction
The reject ratio was estimated using Equation 1. Limit-
ing value of the cumulative fallout, the numerator of r.h.s.
of the equation, was estimated by extrapolating the model
curve of Figure 6. The value of the estimated reject ratio
for various parameter values, determined from different lo-
cal optima, varied from 1305 ppm to 2480 ppm for this data
set of Delco test set. The narrow range of variance indicates
that the model is robust.
5
t 2000 3000 4000 5000 6000 7000 8000 9000 10000 11000 12000
Data 193162 112451 104441 99907 89488 53522 50762 20839 15933 11673 1957
Model 193583 157005 126759 101138 79202 60379 44285 30634 1918 2 9704 1975
Table 1. Partial reject ratio, r
T
, in parts per million
4. Conclusion
The proposed approach allows, by extrapolation of the
test results, to estimate how many more devices would even-
tually fail if the test were to be carried out indefinitely. It
needs to be noted that the criterion used for determining
what is a good vs bad device may differ with test type. For
example, scan tests may reject a functional device that fails
on a non-functional vector. Similarly, delay test may reject
a device that is functional but does not meet the delay re-
quirement. Thus, the extrapolation would give a value of
the reject ratio that is specific to a type of test.
Recent pilot studies have produced test results for differ-
ent types of tests (scan, functional, etc.) on the same set
of devices [4, 5]. With these data sets it will be possible to
study and compare the projections of our model for the var-
ious types of tests. We are also considering how the model
can be extended to estimate reject ratio when a combination
of tests is applied to a batch of devices. There is enough in-
formation available in the data sets to verify any extensions
to combined tests.
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